

## CLAIMS

1. A data latch circuit which samples a digital signal includes a capacitor means having first and second electrodes, an inverter whose input terminal is connected to the first electrode, and a switch connected between the input terminal and an output terminal of the inverter, wherein the data latch circuit is characterized in that the switch is turned ON to input a first potential to the second electrode of the capacitor means during a reset period, and further the digital signal is input to the second electrode of the capacitor means during a sampling period after the reset period.
2. A data latch circuit which samples a digital signal includes a capacitor means having first and second electrodes, an inverter whose input terminal is connected to the first electrode, a first switch connected between the input terminal and an output terminal of the inverter, and second and third switches connected to the second electrode, wherein the data latch circuit is characterized in that the first switch and the second switch are turned ON to input a first potential to the second electrode of the capacitor means during a reset period, and further the third switch is turned ON to input the digital signal to the second electrode of the capacitor means during a sampling period after the reset period.
3. A data latch circuit which samples a digital signal includes a capacitor means having first and second electrodes, a first inverter whose input terminal is connected to the first electrode, a switch connected between the input terminal and an output terminal of the first inverter, a second inverter whose input terminal is connected to the output terminal of the first inverter, and a clocked inverter whose output terminal and input terminal are connected to the input terminal and an output terminal of the second inverter respectively, wherein the data latch circuit is characterized in that the switch is turned ON to input a first potential to the second electrode of the capacitor means during a reset period, and further the digital signal is input to the second electrode of the capacitor means during a sampling period after the reset period.
4. A data latch circuit which samples a digital signal includes a capacitor means having

first and second electrodes, a first inverter whose input terminal is connected to the first electrode, a first switch connected between the input terminal and an output terminal of the first inverter, second and third switches connected to the second electrode, a second inverter whose input terminal is connected to the output terminal of the first inverter, and a clocked inverter whose output terminal and input terminal are connected to the input terminal and an output terminal of the second inverter respectively, wherein the data latch circuit is characterized in that the first switch and the second switch are turned ON to input a first potential to the second electrode of the capacitor means during a reset period, and further the third switch is turned ON to input the digital signal to the second electrode of the capacitor means during a sampling period after the reset period.

5. A data latch circuit which samples a digital signal includes a capacitor means having first and second electrodes, a first inverter whose input terminal is connected to the first electrode, a switch connected between the input terminal and an output terminal of the first inverter, a second inverter whose input terminal is connected to the output terminal of the first inverter, and a clocked inverter whose output terminal and input terminal are connected to the input terminal and the output terminal of the first inverter respectively, wherein the data latch circuit is characterized in that the switch is turned ON to input a first potential to the second electrode of the capacitor means during a reset period, and further the digital signal is input to the second electrode of the capacitor means during a sampling period after the reset period.

6. A data latch circuit which samples a digital signal includes a capacitor means having first and second electrodes, a first inverter whose input terminal is connected to the first electrode, a first switch connected between the input terminal and an output terminal of the first inverter, second and third switches connected to the second electrode, a second inverter whose input terminal is connected to the output terminal of the first inverter, and a clocked inverter whose output terminal and input terminal are connected to the input terminal and the output terminal of the first inverter respectively, wherein the data latch circuit is characterized in that the first switch and the second switch are turned ON to input a first potential to the second electrode of the capacitor means during a reset period, and further the third switch is turned ON to input

the digital signal to the second electrode of the capacitor means during a sampling period after the reset period.

7. A data latch circuit which samples a digital signal includes a first capacitor means  
 5 having first and second electrodes, a second capacitor means having third and fourth electrodes, an inverter whose input terminal is connected to the first electrode and the third electrode, and a switch connected between the input terminal and an output terminal of the inverter, wherein the data latch circuit is characterized in that the switch is turned ON to input a first potential to the second electrode of the first capacitor means and to input a second potential to the fourth  
 10 electrode of the third capacitor means during a reset period, and further the digital signal is input to the second electrode of the first capacitor means and to the fourth electrode of the second capacitor means during a sampling period after the reset period.

8. A data latch circuit which samples a digital signal includes a first capacitor means  
 15 having first and second electrodes, a second capacitor means having third and fourth electrodes, an inverter whose input terminal is connected to the first electrode and the third electrode, a first switch connected between the input terminal and an output terminal of the inverter, second and third switches connected to the second electrode, and fourth and fifth switches connected to the fourth electrode, wherein the data latch circuit is characterized in that the switch and the second  
 20 switch are turned ON to input a first potential to the second electrode of the first capacitor means while the fourth switch is turned ON to input a second potential to the fourth electrode of the third capacitor means during a reset period, and further the third switch is turned ON to input the digital signal to the second electrode of the first capacitor means while the fifth switch is turned ON to input the digital signal to the fourth electrode of the second capacitor means during a  
 25 sampling period after the reset period.

9. A data latch circuit which samples a digital signal includes a first capacitor means having first and second electrodes, a second capacitor means having third and fourth electrodes, a first inverter whose input terminal is connected to the first electrode and whose output terminal  
 30 is connected to the third electrode, a first switch connected between the input terminal and the

output terminal of the first inverter, a third capacitor means having fifth and sixth electrodes, a fourth capacitor means having seventh and eighth electrodes, a second inverter whose input terminal is connected to the fifth electrode and whose output terminal is connected to the seventh electrode, a second switch connected between the input terminal and the output terminal of the  
 5 second inverter, a third inverter whose input terminal is connected to the fourth and eighth electrodes, and a third switch connected between the input terminal and an output terminal of the third inverter, wherein the data latch circuit is characterized in that the first and second switches are turned ON to input a first potential to the second electrode of the first capacitor means and to input a second potential to the fourth electrode of the third capacitor means during a reset period,  
 10 and further the digital signal is input to the second electrode of the first capacitor means and to the fourth electrode of the second capacitor means during a sampling period after the reset period.

10. A data latch circuit which samples a digital signal includes a first capacitor  
 15 means having first and second electrodes, a second capacitor means having third and fourth electrodes, a first inverter whose input terminal is connected to the first electrode and whose output terminal is connected to the third electrode, a first switch connected between the input terminal and the output terminal of the first inverter, a third capacitor means having fifth and sixth electrodes, a fourth capacitor means having seventh and eighth electrodes, a second inverter  
 20 whose input terminal is connected to the fifth electrode and whose output terminal is connected to the seventh electrode, a second switch connected between the input terminal and the output terminal of the second inverter, a third inverter whose input terminal is connected to the fourth and the eighth electrodes, a third switch connected between the input terminal and the output terminal of the third inverter, and a fifth capacitor connected to the first electrode and the fifth  
 25 electrode, wherein the data latch circuit is characterized in that the first and second switches are turned ON to input a first potential to the second electrode of the first capacitor means and to input a second potential to the fourth electrode of the third capacitor means during a reset period, and further the digital signal is input to the second electrode of the first capacitor means and to the fourth electrode of the second capacitor means during a sampling period after the reset  
 30 period.

11. The data latch circuit according to any one of claims 7 to 9, characterized in that the first potential is a potential of 1 or 0 as the digital signal.

5        12. The data latch circuit according to any one of claims 1 to 10, characterized in that the reset period is determined with a sampling pulse from a shift register of the preceding stage while the sampling period is determined with a sampling pulse from a shift register of the present stage.

10       13. The data latch circuit according to any one of claims 1 to 10, characterized in that the amplitude of the digital signal is comparatively smaller than the width of a power supply voltage which is used for the data latch circuit.

15       14. The data latch circuit according to any one of claims 4, 5 or 6, characterized in that an output pulse of the shift register of the preceding stage is used for a control terminal of the clocked inverter.

20       15. The data latch circuit according to any one of claims 1 to 10, characterized in that the data latch circuit is formed by using thin film transistors.

16. An electronic device using the data latch circuit according to any one of claims 1 to 10.